Single-phase voltage source inverters (SP-VSIs) are widely used in grid connected solar photovoltaic (PV) systems. This paper deals with the dynamic modeling and stability analysis of single-phase grid connected PV inverters taking the PLL dynamics into account. The PLL structure employed in this paper includes two control branches; the main branch, known as phase estimation loop, extracts the phase and frequency of the grid voltage and the other branch, known as voltage peak estimation loop, determines the grid voltage amplitude. In this way, the paper first proposes design considerations for the dc-link voltage control and PLL control loops. Then, unified dynamic modeling of the SP-VSI system comprising PLL, dclink dynamics and grid is presented and linearized block diagram of the whole system is extracted. The linearized block diagram depicts the interaction between the control loops of the PLL and dc-link system, where the PLL control loops consist of phase/frequency and amplitude estimation loops of the grid voltage. Next, the small signal stability of the full system is presented, and impacts of grid strength, operating point, and PLL closed loop bandwidth on the performance of SP-VSI are investigated by the modal analysis and time domain simulations.
3
system comprising PLL, dc-link dynamics and grid is presented and then linearized block diagram of whole system is extracted. The linearized block diagram depicts the interaction between the control loops of the PLL and dc-link system, where the PLL control loops consist of phase/frequency and amplitude estimation loops of the grid voltage. Next, small signal stability of the full system is presented and impacts of grid strength, operating point, and PLL closed loop bandwidth on the performance of the SP-VSI are investigated by the modal analysis. At the end, results of theoretical analyses are verified by time domain simulation.
Structure of grid connected single-phase inverter
The schematic diagram of a single-phase grid-connected solar PV inverter used as the system under study is shown in Fig. 1 . This system consists of a PV panel, a DC-DC converter, a DC-link capacitor dc C , and a single-phase full-bridge inverter connected to the grid through an LCL filter. The control system of the inverter consists of three parts: the first part is DC- 
Inner current control loop
This section deals with the controller design for the inner VSI current control loop. As shown in Fig. 1 , an LCL filter is used between the VSI and grid to limit the switching harmonics injected to the grid. For weakening the switching harmonics, it is required that the resonance frequency of the filter (f res ) be smaller than and far from the switching frequency [27] .
Besides, the resonance frequency should not interfere with the bandwidth of the current control system [28] , and thus it is selected several times greater than the grid frequency. . For the system under study with parameters of Appendix A.1 (given in , the interfaced LCL filter can be approximated with a simple L filter, and thus the dynamics of the inverter current is given by Fig. 2 depicts the closed loop block diagram of the inner current control loop.
Fig. 2 VSI inner current control loop
For selection of the PI controller parameters, we use the approach presented in [29] .
Considering the current controller to be PI,
, and removing the pole of the plant with the zero of the controller, we obtain
By selecting
and using (2), the closed loop transfer function from 
2-2 DC link voltage control
The relation between the inverter output current and dc-link voltage ( dc v ) can be obtained from the power balance equation. According to Fig. 1 
where  denotes the variation of the variables around the operating point and dc0
V is the dclink voltage at the operating point and is equal to its reference value. From (4) and (5) and by using PI controller, block diagram of the dc-link voltage control loop is extracted as depicted in Fig. 3 . 
where g P is the average value of the SP-VSI output active power injected to the grid. If the average value of the dc-link voltage is equal to its reference value, i.e. 
Replacing (9) into (6), results in the following expression for
According to (10) , the inverter reference current contains both the fundamental and 3 rd order harmonic components. According to [30] 
3-1 Dynamic modeling of single-phase PLL
Synchronous reference frame PLLs (SRF-PLLs) are widely used in three phase applications [31] for grid synchronization. For implementing the SRF-PLL in SP-VSIs, an orthogonal signal should be built to transform the system from the stationary frame to the dq synchronous frame. Some approaches for orthogonal signal generation are low pass filters resulting in time delays, Kalman filter which requires too much digital implementation and 8 SOGI approach suffering the dc offset [22] . An efficient SRF-PLL for SP-VSI, employed in this study, has been reported in [22] realized using unbalanced transformation from the stationary frame to the dq synchronous frame. The block diagram of this PLL is shown in 
According to (19) v and g,q v :
According to (20) and (22) 
According to Fig. 6 and (24) , the PLL control loops used for estimation of amplitude, phase angle and frequency of the grid voltage are obtained as depicted in Fig. 7 . Fig. 7 is the base value of the grid voltage and is equal to the grid voltage amplitude.
In Fig. 7 Fig. 7(a) . Also, in Fig. 7(b) Fig. 7 (b) ) are identical, and thus they do not appear in (26) . In inductance. The grid dynamics can be described by 
The linearized forms of (30) and (31) are given as
where  denotes the small signal value.
At unity power factor operation, 
DC-link dynamic modeling
Referring to Fig. 4 , the amplitude of grid injected reference current, * g I can be written as 
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According to Fig. 4 and assuming the grid current control to be fast enough, the grid injected current g i (t) can be given as 
Assuming the lossless inverter and using the dc-ink power balance equation, we have
where dc P and g P are the DC source power and the grid injected power, respectively. Figure   8 shows the phasor diagram of the grid voltage and current at unity power factor operation of the inverter. Considering Fig. 8 , the average value of the grid injected power is given by
where E is the amplitude of the grid internal voltage (see Fig. 1 ). Ecos(
The linearized form of (45) is expressed as
where PLL e γ θ θ  . From (46), the DC-link dynamics can be described as
Small signal stability analysis
The linearized dynamic equations of the grid connected single phase inverter were derived in the last sections. Considering Fig. 6 , (23), (33), (34), (47) and Fig. 4 , the linearized block diagram of the PLL, grid and DC-link dynamics can be given as depicted in Fig. 9 .
Fig. 9 Linearized block diagram of the PLL, grid and DC-link dynamics
According to (15) , (16), (17), (37), (41) and (47) The system modes and the corresponding participation factors under the nominal operating conditions with rated inverter output power are shown in Table 1 and 2. The results of Table   1 correspond to the grid short circuit ratio (SCR) of 20 pu. It is noted that the SCR is defined as the grid short circuit power to the inverter rated power. By using participation factors, the degree of contribution of each state variable in the system modes can be detected [32] Fig. 7(a) ). 
5-1 Effects of the grid short circuit ratio (SCR) and operating point
The grid SCR and operating point of the system are two important factors affecting system stability. Hence, this section evaluates system stability regarding these factors. Table 3 depicts the system modes at nominal operating point and under different values of the grid SCR. It is noted that the grid SCR is defined as the grid short circuit power to the rated power of the grid connected inverter. It can be seen that with the decrease of the grid SCR, the mode 1 λ remains constant, while the modes 2, 3 λ move toward the left-half plane and the modes 4, 5 λ move toward the right-half plane resulting in the system instability. This means that DC-link control and dynamics have the most impact on the system instability. Table 3 System modes under different values of the grid SCR Table 4 shows the system modes at SCR=2.4 and under different values of the inverter output active power According to Table 4 with the increase of the inverter output active power, 1 λ remains constant, 2, 3 λ move slightly toward the left-half plane and 4,5 λ move toward the right-half plane. When the output power reaches the value of 1.2 pu, the mode 5 λ and thus the whole system become unstable. Table 4 system modes under different values of inverter output power
5-1-1 Effect of the grid SCR

5-1-2 Effect of the operating point
Simulation results
In order to illustrate the validity of the theoretical results obtained from the linearized model of the system, a 2-KW single-phase grid-connected inverter fed by the PV system is simulated in MATLAB SIMULINK environment. The system under study parameters are given in Appendix A.1 (in Table A .1). 
Conclusion
This paper evaluates dynamic stability of the single-phase grid connected PV inverter system taking the PLL dynamics into account. The PLL structure employed in this paper includes two control loops: grid voltage phase estimation loop and grid voltage peak estimation loop.
The paper proposes unified dynamic modeling for the SP-VSI system comprising PLL, dclink dynamics and grid, and then linearized block diagram of the whole system is extracted.
The linearized block diagram depicts the interaction between the control loops of the PLL and dc-link system. Next, small signal stability of the full system is presented and impacts of the grid SCR, operating point, and PLL closed loop bandwidth on the performance of the SP-VSI are examined. It is shown that the DC-link voltage has larger overshoot and longer settling time with the decrease of the grid SCR and system will become unstable when SCR reaches the value of 2 pu. Also, it can be seen that the DC-link voltage has larger overshoot and longer settling time with the increase of the VSI output active power and system will become unstable when the output active power is 1.2 pu. Further, it is shown that by increasing the PLL closed loop bandwidth, the overshoot and ripples of the grid frequency and voltage peak detected by the PLL increase. Hence, in order to have a stable SP-VSI, the grid SCR, the VSI output active power and the PLL closed loop bandwidth should be limited below a threshold value.
Appendix A.1: System under study parameters 
24
Tables captions: Table 1 Results of modal analysis ( g P 1  pu and SCR=20pu) Table 2 Results of participation factors calculation Table 3 System modes under different values of the grid SCR Table 4 system modes under different values of inverter output power
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Figures: Fig.1 Configuration of the system under study 
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Tables: Table 1 Results of modal analysis ( g P 1  pu and SCR=20pu) 
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